Introduction
Single-Electron Transistor (SET) has been considered as one of the promising building blocks in future nano-electronic circuits. Contrary to general MOSFET devices, the operation of SET, which is based on Coulomb blockade, becomes stable as it is scaled down. In addition, unique characteristics such as current oscillation and negative differential transconductance (g m ) can be utilized to enhance the functionality of the circuits and to relieve the complexity of integration. However, low operation temperature and poor current drivability make it difficult to use SET in conventional circuits. To overcome these problems, CMOS/SET hybrid circuits are actively researched these days, and this increases the importance of silicon-based SET which can be co-integrated with CMOS on a single substrate.
In this paper, we propose a novel structure of SET having silicon nano-wire channel and electrical tunneling barriers. Based on 3D device simulation, the strength of the structure is demonstrated compared to other structures. Also, by using silicon process, we fabricate the device and observe Coulomb oscillation at both room temperature and low temperature.
Device Structure and Simulations
The structure of the proposed SET is similar to that of conventional MOSFET as shown in Fig. 1 . The device has a silicon nano-wire channel and self-aligned gates. The side gates induce electric tunneling barriers and the control gate modulates the potential of the quantum dot defined by two barriers. In previously introduced double-gate structures, both control gate and side gates cover the top surface of channel or surround the channel because they are formed on the same surface. However, in the newly proposed structure, control gate covers the only top surface of the channel while side gates surround the channel. To demonstrate the strength of this structure, 3D device simulation is conducted with three simplified structures shown in Fig. 2 . In structure A, both control gate and side gates cover the top surface of the channel. On the other hand, in the case of structure B, they surround the channel like tri-gate structure. Fig. 3 shows simulated parasitic MOSFET current and electron concentration at channel cross-section of three devices. Compared with other structures, the proposed device has much less parasitic MOSFET current. This is because surrounding side gates form strong electric barriers, so that the barrier is less sensitive to the control gate voltage. In addition, since the influence of control gate is restricted to the top surface of the channel, inversion layers is shrunken, which can decreases the size of the quantum dot. In these respects, the proposed structure can improve the characteristics of double-gate SET.
Experiments and Results
The devices are fabricated on a p-type (100) SOI wafer whose boron concentration is 1 x 10 16 cm -3 . The top silicon layer whose initial thickness is 200 nm is thinned to 35 nm through thermal oxidation and wet etch process. 30 nm oxide and 25 nm amorphous silicon are deposited as e-beam hard mask layers through PECVD and LPCVD. After e-beam and photo mix-and-match process, three layers are sequentially etched, and the silicon active region whose width is 30 -50 nm is defined ( Fig. 5(a) ). To partially planarize the surface, the oxide sidewall spacer is formed at the side of the active region as shown in Fig. 5(b) . Then, 25 nm gate oxide and 90 nm amorphous silicon gate are deposited through MTO and LPCVD. A fine control gate line is defined by using e-beam lithography and silicon dry etch process (Fig. 6) . Afterwards, oxide dry etch is conducted to eliminate the oxide sidewall spacer which is formed for partial planarization. Side gate oxide is formed by oxidizing the silicon active region, which decreases the width of the channel to about 10 -20 nm as shown in Fig. 7 . After oxidation, deposition and dry etch of amorphous silicon is performed to make side gates (Fig. 8) .
Since the oxide sidewall spacer at the side of active region is eliminated, side gates surround the nano-wire channel. The doping of the gates and source/drain is conducted at once through As + implantation (1 x 10 15 cm -2 ) and 7 sec annealing at 1050 ˚C. After conventional back-end process, fabrication process is finished. Fig. 9 shows a room temperature transfer characteristic of the fabricated SET (Sample A) whose gate length is about 10 nm. Although the drain current shows a stair-case feature, a clear g m oscillation with 1.4 V period is observed. As shown in Fig. 10 , low temperature measurement is also conducted with the device (Sample B) whose gate is about 15 nm. Since the gate length of sample B is longer than that of sample A, the oscillation period is slightly decreased. However, due to the low thermal energy, Coulomb oscillation becomes more eminent and negative differential transconductance is observed.
In this paper, a new structure of double-gate SET is proposed and 3D device simulation is conducted. In the simulation results, the proposed structure has better performance in suppressing parasitic effects and reducing dot size compared to previously presented structures. In addition, with silicon fabrication process, the device is fabricated, and Coulomb oscillation characteristics are observed at room temperature and low temperature. 
